Abstract-A micropower single-stage folded cascode amplifier able to drive a wide range of capacitive loads is presented. It features class AB operation and includes power-efficient adaptive biasing techniques, which provide enhanced dynamic output current boosting and gain-bandwidth product (GBW). Phase lead compensation is used to improve phase margin and settling performance for low capacitive loads. Measurement results for a 0.5 μm CMOS process show a FoM of 5540 MHz·pF/mA, the highest one reported to date for a folded cascode amplifier to the authors' knowledge.
I. INTRODUCTION
Current and emerging portable and wearable applications (such as 4G/5G cellular networks, WSNs, or IoT scenarios) lead to a wide interest in low-power wireless electronic devices. Conciliating the increased performance that these technologies demand with the limited power coming from small batteries (or even from ambient energy scavenging) is a significant challenge. The Operational Transconductance Amplifier (OTA) is a critical analog building block and for many of these applications is the largest and most power consuming block [1] .
The folded cascode (FC) is one of the most used OTAs in both single stage configuration and as the first stage of multistage topologies. This is due to its high gain and relatively large signal swing. The PMOS input version is often preferred due to its lower flicker noise, higher speed and suitable input common-mode level allowing NMOS-only switches in switched-capacitor (SC) circuits [1] .
In conventional FC OTAs, the current sources used to bias the folding stage do not contribute to the OTA transconductance and limit the slew rate (SR). To overcome these issues, current recycling [1] [2] [3] [4] or multipath techniques [5] have been proposed, replacing these current sources by active current mirrors. However, these approaches are not power efficient, as they create internal replicas of large dynamic currents at the additional branches [6] . Furthermore, the SR improvement is limited since SR is still proportional to the bias current. In this paper, a simple modification to the conventional FC OTA is presented which enhances performance avoiding these issues. A prior version was reported in [7] showing ability to drive in a power efficient manner large capacitive loads. In this paper a modification using lead compensation is proposed which allows preserving a large phase margin for lower capacitive loads.
II. PRINCIPLE OF OPERATION
Figure 1(a) shows the schematic of a typical FC OTA. The GBW and SR of this circuit are:
being gm1,2 the small-signal transconductance of M1 and M2. Since the differential pair transistors are the only ones that contribute to the OTA transconductance, GBW is limited. As mentioned, a large percentage of power is used in the folding stage, without increasing its transconductance. In addition, the constant bias current IB2 of the folding stage limits the maximum output current, thus limiting the SR. Fig. 1(b) shows the proposed Class AB OTA. Constant currents IB1 bias transistors M3 and M4, matched to M1 and M2, operating as DC level shifters [6] . The quiescent currents of M1 and M2 are set to IB1 by the resulting DC level shift. As the differential input voltage is applied to the gate and to the source of M1 and M2, the transconductance of the input differential pair is doubled.
Quasi-Floating Gate (QFG) techniques [8] are used to adaptively bias the folding stage. The gates of M5 (M10) and M6 (M9) are connected through floating capacitors CBAT. High resistance devices (Rlarge) are obtained by using minimum-size transistors MR1 and MR2. In quiescent operation, CBAT is an open circuit so no current flows across MR1 and MR2. Thus, the folding stages in Fig. 1(a) and Fig. 1 (b) are equivalent without input signal. If a large positive input Vid=Vin+-Vin-appears, there is a decrease in the gate voltage of M5 and an increase in that of M6. Due to the high resistive value of MR1 and MR2, capacitors CBAT do not discharge rapidly, behaving as floating batteries. This way, the gate voltage of M10 decreases and that of M9 increases, yielding a large output current sourced to the load, which leads to a large positive Slew Rate SR+. In a complementary way, a large output current is sunk from the load when negative Vid is applied, yielding a large SR−. The GBW and SR of the circuit of Fig. 1 (b) are:
with α≈ CBAT/(CBAT+Cgs9,10) and βi, the transconductance factor of transistor Mi, defined by βi=µCox(W/L)i.
2.A. Stability analysis
Both OTAs in Fig. 1 have a dominant pole ωp1 = -1/(Rout Cout) at the output node and a non-dominant pole ωp2 ≈ -gm9c/C1 at the drain of M1 and M2, with Cout ≈ CL and C1 the capacitance at the drain of M1, which is dominated by Cgs9c. Moreover, due to the additional signal path introduced in the proposed OTA, a new non-dominant pole ωp3 ≈ -gm5/(Cgs5+αCgs10) is generated. It can be expected that ωp3 < ωp2, because ωp3 is set by PMOS transistors and since Cgs5+αCgs10 is usually larger than Cp9. Therefore, the phase margin of the proposed OTA is smaller than the one of the conventional FC OTA. This leads to the need of relatively large CL values, restricting the OTA applications. 
2.B. Lead compensation
To solve this issue, lead compensation at the output terminal is proposed, as shown in Fig. 1(b) . This way, lower CL values can be employed. To analyze the effect of the added resistor RC, the basic single-pole AC model of the FC OTA shown in Fig.  2 will be used for simplicity. The transfer function of Fig. 2(a) is
If a resistor RC is placed in series with the capacitive load, as shown in Fig. 2(b) , the transfer function H(s) becomes:
Hence the lead resistance RC creates a zero ωz ≈ -1/(RC CL) that can be placed at different locations to improve phase margin and settling performance [9] . The strategy followed here is to choose RC in order to make ωz slightly larger than the unity-gain frequency, leading to a phase lead equal to arctan(ωz/GBW) rads in the phase margin.
As it can be seen in (6), the output pole is modified by RC, but if RC<<ROUT, this variation can be neglected.
III. MEASUREMENT RESULTS
A double-poly n-well CMOS process was used to fabricate the two circuits of Fig. 1 . The nominal NMOS and PMOS threshold voltages are 0.67 V and -0.96 V, respectively. A photograph of the chip is shown in Fig. 3 . The silicon area employed for the class A FC OTA of Fig. 1(a) was 0.020 mm 2 and that of the class AB OTA of Fig. 1(b) was 0.024 mm 2 . This 20% increase is due to the poly-poly capacitors CBAT, whose value was 700 fF. Table I shows the transistor sizes employed. Supply voltages were ±1 V, and the bias currents were IB2=2IB1=20 μA. Cascode bias voltages VCP and VCN were set to -0.2 V and 0 V, respectively.
978-1-5386-4881-0/18/$31.00 ©2018 IEEE The measured transient response of the OTAs connected as voltage followers is shown in Fig. 4 . Although the load capacitor used was CL = 47 pF, if the capacitance of the measurement setup is considered, the overall estimated load capacitance is 70 pF. A 1 MHz 0.5 V periodic square wave with a -0.6 V DC component is employed as input signal. The measured SR for the class A FC OTA of Fig. 1(a) and for the proposed class AB FC OTA of Fig. 1(b) are 0.32 V/μs and 9.8 V/μs, respectively, which corresponds to an increase factor of 30.6 for the same biasing and load conditions. The theorectical enhancement from (4) and α ≈ 0.8, is a factor 36. The difference is mainly caused by the ideal MOS square law used for obtaining the approximate expression (4).
The frequency response of the voltage followers was also measured (Fig. 5 ) using a HP 89410A Vector Signal Analyzer. The same external load capacitor of 47 pF was used. The cutoff frequency of the OTA of Fig. 1(a) is 310 kHz, and that of difference may be partly due to the simple square law model employed to estimate the gm values of the theoretical expression.
To assess the improvement provided by the lead compensation, Fig. 6 shows the measured transient response the proposed OTA of Fig. 1(b) in two different load conditions. The first one with the former CL value of 47 pF. The second one corresponds to the absence of external load capacitor. In this latter case, the load capacitance is only that of the test setup, whose estimated value is of approximately 23 pF. The input signal applied is a 1 MHz 100 mV periodic square waveform with DC level of -200mV. Note that there is a significant ringing in the output waveform when no lead compensation is employed, which degrades settling performance. The inclusion of a lead resistance Rc of 772 Ω improves settling performance significantly, as the red line shows. The value of RC was chosen as described in Section 2.B.
For noise measurements, an external amplifier with gain 22 was used to amplify noise, and its output was connected to a Keysight PXA N9030A signal analyzer. It was employed due to its improved displayed average noise level (DANL) vs the HP 89410A. The measured amplified noise spectrum using the OTA of Fig. 1(b) is shown in Fig. 7 , yielding an integrated noise in 1 MHz of -66.2 dBmV. Eliminating the measured noise contribution of the external amplifier and test setup (which is assumed to be uncorrelated with the OTA noise), the equivalent input noise density of the OTA of Fig. 1(b) at 1 MHz is 35 nV/√Hz, and that of the FC OTA of Fig. 1(a) is 49 nV/√Hz. The lower input-referred noise of the proposed OTA is mainly attributed to its higher gain. Table II summarizes the main measurement results for both OTAs, without using lead compensation and with an external load capacitor CL=47 pF. As the FC OTA of Fig. 1(a) has settling limitations (as shown in Fig. 3 ), it features a large THD. The main drawback of the proposed OTA is the lower phase margin. The OTA in Fig. 1(b) presents a degradation of 19º comparing with that of Fig. 1(a) . This degradation can be reduced if lead compensation is employed.
A comparison with other proposed class AB amplifiers is shown in Fig. 8 . Two conventional Figures of Merit (FoM) are used: FoM1=SR·CL/Isupply=ImaxL/Isupply, where Isupply is the total current consumption, which shows the large-signal current efficiency, and FoM2=GBW·CL/Isupply (MHz·pF/mA) a smallsignal speed/power ratio. Note that the proposed OTA shows the highest FOM in both cases.
IV. CONCLUSION
An improved class AB folded cascode OTA has been presented. As measurement results show, a significant increase in slew rate and fast settling was achieved by applying adaptive biasing techniques at the current sources of the folding stage, keeping noise and static power consumption at low levels. Some possible application for this circuit are low voltage low power switched capacitor circuits and buffers with large capacitive load requirements. Fig. 7 . Measured amplified noise spectrum of the buffer using OTA Fig. 1(b) . 
